Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
AT-speed-testing means running scan capture at the functional clock freq.
This is also referred to as AC scan, as opposed to normal scan where you run your scan shift/capture at a reduced freq. (scan clk provided by ATE - PLL bypassed)
at-speed test allows you to detect additional fault models such as transitional/delay faults.
while you are capturing during at-speed mode, you need at least 2 pulses at-speed.
And where does your at-speed pulse come from?
PLL
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.