Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

how can you interpret qor.rpt from design compiler?

Status
Not open for further replies.

u24c02

Advanced Member level 1
Advanced Member level 1
Joined
May 8, 2012
Messages
404
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,298
Visit site
Activity points
4,101
Hi.

I want to know how can you interpret the qor.rpt from design compiler?

As I know, there are summarized timing path group IN2OUT IN2REG REG2OUT REG2REG i_clk cell count Area Design Rules.
Especially, how can I interpret IN2OUT IN2REG REG2OUT REG2REG?

Would you please let me know how can you interpret that? Also what am I do for check? What should I check of that? What am I do next?
 

Hey,
IN2OUT is the timing path for Input port to Output port
IN2REG is timing path form Input to Register[flop]
REG2REG timing path from Register to Register[flop]
REG2OUT timing path from Register to Output port.

Go through some timing concepts to understand the abv paths.
You can find some documents in the RTL Compiler installation path . Refer to a document with file name "rc_ta.pdf" which is a RTL Compiler Timing Analysis guide.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top