Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How can we design a frequency doubler circuit?

Status
Not open for further replies.

vlsi_freak

Full Member level 2
Joined
Sep 3, 2007
Messages
129
Helped
14
Reputation
28
Reaction score
8
Trophy points
1,298
Activity points
2,054
Hello..

How can we design a frequency doubler circuit. (Other than using a PLL/DLL circuit)

Please share your thoughts and ideas.

Thanks
 

vlsi_whiz

Full Member level 4
Joined
Nov 12, 2005
Messages
216
Helped
49
Reputation
98
Reaction score
24
Trophy points
1,298
Location
Penang
Activity points
3,139
Re: Frequency Doubler

To generate a freq doubler i think you need to generate outputs at both edges of the clock. Its like having one state machine give you o/p '1' at the rising edge and another at the falling edge. When both the state machine o/ps are combined, you get a clock/ signal which has double the freq of the input signal.
 

ftfs2002

Newbie level 4
Joined
Oct 11, 2006
Messages
6
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,300
Frequency Doubler

if you use the coding style ,the code you write can not be synthsis
 

fpga_asic_designer

Junior Member level 3
Joined
Nov 4, 2007
Messages
30
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,478
Re: Frequency Doubler

Use PLL and DLL for a good clock doubler with best quality.

If you just want to build an easy doubler and don't care much about clitch... use xor gates.

delay1 DLYXL (.A(iclk), .Y(clk_d));
delay2 DLYXL (.A(clk_d), .Y(clk_1d));
delay3 DLYXL (.A(clk_1d), .Y(clk_2d));
delay4 DLYXL (.A(clk_2d), .Y(clk_3d));

assign clk_doubler = clk_3d ^ iclk;

as you can see, you can program the delay to adjust the duty cycle of the clock.

Regards
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top