Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
To generate a freq doubler i think you need to generate outputs at both edges of the clock. Its like having one state machine give you o/p '1' at the rising edge and another at the falling edge. When both the state machine o/ps are combined, you get a clock/ signal which has double the freq of the input signal.