How can we design a divide by three clk with 50% duty cycle ?

Status
Not open for further replies.
V

vlsi_freak

Full Member level 2
Joined
Sep 3, 2007
Messages
127
Helped
14
Reputation
28
Reaction score
8
Trophy points
1,298
Activity points
2,041
Hello..

How can we design a divide by three clk with 50% duty cycle.

If anyone having any doc's please share..

Thanks
 

Re: Clk Divider

Take 2 shift registers, each 3 bits. Make each shift register a ring counter, so that Q[2] feeds ino D[0].
Reset each of this 3 bit ring counters to a value of Q2Q1Q0 = 110.
When not in reset, it will work as a ring counter.
Now make one ring counter work on +ive edge of clk and the other on -ive edge.

Now your divby3clk is AND of Q[2]s taken each from the 2 ring counters working on opposite clock. In fact you can take the o/p from an Q pair, like Q[1]s or Q[0]s
Kr,
Avi
http://www.vlsiip.com
 

    V

    vlsi_freak

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…