TRy implementing the butterfly architecture given in DSP textbooks in VHDL....clue:implement one butterfly per clock cycle...it will be an efficient design.
TRy implementing the butterfly architecture given in DSP textbooks in VHDL....clue:implement one butterfly per clock cycle...it will be an efficient design.