how can i implement this delay element in vhdl?

[fahim1]

hi
i want to write structural code for this serial multiplier and this D block is just defined as an delay element,how can i write synthesizable code for this element???

 

[sharath666]

The D stands for delay. It is nothing but a flip flop (a DFF).

 

[dpaul]

I assume you know how to wire VHDL code for an adder and multiplier. You also now know that a delay element is nothing but a flip-flop (Sarath666's reply above). So create a basic entity containing the adder, multiplier and the delay-element. Later instantiate this entity as many times as you want. Referring to your figure, you need to connect a delay-element between each instantiated basic entity so as to get your desired functionality.

 

[fahim1]

The D stands for delay. It is nothing but a flip flop (a DFF).

in the way u said i should do this multiply in six clks but i want to write this code and put t in a code that execute in one clk/?
how would that possible?
i think its too messy

 

[TrickyDicky]

To do it in 1 clock, remove all the delay elements..

 

[ads-ee]

hi
i want to write structural code for this serial multiplier and this D block is just defined as an delay element,how can i write synthesizable code for this element???
View attachment 118535

in the way u said i should do this multiply in six clks but i want to write this code and put t in a code that execute in one clk/?
how would that possible?
i think its too messy

That highlighted red text should have told you that it wouldn't work in 1 clock cycle.

Have you studied digital design? You're issues seem to be more of a problem with that than with actually writing HDL (ignoring all the typos you post).

 

[fahim1]

That highlighted red text should have told you that it wouldn't work in 1 clock cycle.

Have you studied digital design? You're issues seem to be more of a problem with that than with actually writing HDL (ignoring all the typos you post).

thnx for ur help.
do u know why carry have a feedback with a delay to the same adder block???

 

[ads-ee]

I'd assume it's an unusual way to draw an accumulate.

 

[fahim1]

for adding carry because i think otherwise the carry will be wasted???

 

[ads-ee]

Oops I wasn't think of a serial multiplier in my previous response, so the loop is to accumulate and the other line is probably a carry to the next stage. Didn't the "thesis paper" have any explanation of the block diagram?

 

[fahim1]

Oops I wasn't think of a serial multiplier in my previous response, so the loop is to accumulate and the other line is probably a carry to the next stage. Didn't the "thesis paper" have any explanation of the block diagram?

i didnt found anything.i copied the part of explanation of this adder.


- - - Updated - - -

i think the loop is carry, but i dont know what is the first line below the a0 except the loop?

 

[ads-ee]

Based on the text the loop is feeding back the carry.

I don't do any serial multiplication in FPGAs as I normally use the DSP hard IP if I need to do any multiplication, so I'm not familiar with the details of serial multipliers.