Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How buffer minimizes skew as gate delays is more than propagation or transition ?

Status
Not open for further replies.

mujju433

Full Member level 3
Joined
Jun 2, 2007
Messages
174
Helped
4
Reputation
8
Reaction score
2
Trophy points
1,298
Activity points
2,293
How buffer minimizes skew as gate delays is more than propagation or transition
Delays?
 

lakshman.ar

Member level 5
Joined
Nov 29, 2006
Messages
88
Helped
12
Reputation
24
Reaction score
4
Trophy points
1,288
Location
Bangalore
Activity points
1,849
buffer

cud u explain it a bit more in detail ???

buffer can never minimize skew ..... infact it delays it the signal evn more !!
 

shiv_emf

Advanced Member level 2
Joined
Aug 31, 2005
Messages
605
Helped
22
Reputation
44
Reaction score
6
Trophy points
1,298
Activity points
4,106
buffer

in latest technology....buffer r indeed able to reduce skew. delay due to interconnect is more than buffer... hence by replacing a small portion of interconnect with buffer will shw some difference in skew.
 

    mujju433

    points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top