Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Parasitic BJTS can be formed in CMOS process whenever latch up occurs.
Latch up mainly occurs only when N-well and P-substrate Impedances increase to very high.
these can be avoided by using guaded ring structures and bury contacts..