Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Hold time problem with Verilog netlist

Status
Not open for further replies.

liujingshu

Junior Member level 1
Joined
Mar 7, 2005
Messages
17
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,430
hold time problem

Hi,guy,
My verilog netlist have hold time problem, but this problem happen at the very begining even before the reset signal, at the time the code still unwork. Do you think I have to fix this problem?
 

xuanzhu

Member level 3
Joined
Dec 14, 2002
Messages
64
Helped
5
Reputation
10
Reaction score
1
Trophy points
1,288
Location
shanghai
Activity points
450
hold time problem

Before the reset signal, any internal and output signal state is unstable and unknown. Could you tell us why you focus on it.
I think you should focus on the timing after reset and clock oscillating
 

semi_jl

Member level 4
Joined
Feb 24, 2006
Messages
78
Helped
2
Reputation
4
Reaction score
0
Trophy points
1,286
Activity points
1,813
hold time problem

Yes, I think you may not care it.
 

liujingshu

Junior Member level 1
Joined
Mar 7, 2005
Messages
17
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,430
hold time problem

I think this problem should me ignored. Thanks your reply
 

Thomson

Full Member level 3
Joined
Oct 15, 2004
Messages
181
Helped
4
Reputation
8
Reaction score
1
Trophy points
1,298
Activity points
2,400
Re: hold time problem

liujingshu said:
I think this problem should me ignored. Thanks your reply
You shall check your verification strategy whether it's compatible with the actual conditions!


Thomson
 

Elias.xie

Newbie level 6
Joined
Dec 29, 2005
Messages
13
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,375
hold time problem

That's the point! If without reset, it also can work, then you must handle it, I think.
 

funster

Full Member level 4
Joined
Jun 30, 2005
Messages
233
Helped
18
Reputation
36
Reaction score
4
Trophy points
1,298
Activity points
2,744
Re: hold time problem

you needn't fix those hold time problem before reset signal,

because after reset, everything will be fine.

best regards


liujingshu said:
Hi,guy,
My verilog netlist have hold time problem, but this problem happen at the very begining even before the reset signal, at the time the code still unwork. Do you think I have to fix this problem?
 

kgeorge123

Member level 1
Joined
Mar 23, 2005
Messages
34
Helped
8
Reputation
16
Reaction score
2
Trophy points
1,288
Activity points
1,763
Re: hold time problem

Yes you do not have to worry about Hold time or high impedances or any Xs in the simulation before the start of reset. The simulation is dependent on the design libraries we are using. However in real chip nothing matters before reset.
Thats what we did in our simulations and ofcourse the chip is fine.
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top