Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Hii all,I have a small question in my mind.

Status
Not open for further replies.

cherry_vlsi

Newbie level 5
Joined
Mar 16, 2010
Messages
9
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
hyderabad
Activity points
1,347
Before pre CTS clock doest'nt exist, right? yehh Ideal clock anyway exist with estimated parasitics with more scope of miscorrelation. But before CTS y do v go for SETUP fixing then??
 

geek09

Newbie level 4
Joined
Apr 7, 2010
Messages
7
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
New delhi
Activity points
1,335
Before CTS, or lets say at the FE level, we just have wire load model to take care of the parastitics and clock is ideal, this situation is optimistic when we compare w.r.t POST CTS situation.

Lets accept that hold and setup are complimentary stuff, each one of them eats up in other's margin.

POST CTS we have to slow down our paths for hold fixing, this will degrade the clock frequency too, thus we need to optimize our design for setup PRE CTS, so that we have margins which can be eaten up during hold fixing.
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top