I am designing the PLL for 5GHz-6GHz applications and the reference frequency as 20MHz. So i need the divider for the range from 250-300. Is it possible to design in digital? If yes, anyone can help me....
No you cannot use the digital gates at these frequencies. You need CML for the first few divide-by-2 stages and then few TSPC stages before the static CMOS dividers can be used.
I am designing the PLL for 5GHz-6GHz applications and the reference frequency as 20MHz. So i need the divider for the range from 250-300. Is it possible to design in digital? If yes, anyone can help me....
if you find out somewhat to divide by 2 , after you can use
a dedicated circuit as this one : MB506 ULTRA HIGH FREQUENCY PRESCALER
can divide by 128 or 256.
but it's maximum is 2,4GHz..