Help - sdf anottation using vcs

[chandhramohan]

sdf_annotate vcs

Hi ,
Need help on sdf annotation using vcs for gate level timing simulation .Is there any vcs userdefined task that will take the sdf file for the specified design top level.
Thanks for the help.

regards
mohan

 

[aji_vlsi]

$sdf_annotate func

Hi ,
Need help on sdf annotation using vcs for gate level timing simulation .Is there any vcs userdefined task that will take the sdf file for the specified design top level.
Thanks for the help.

regards
mohan

Mohan,
Did you try the standard $sdf_annotate stuff? Look for it in Google - or best in VCS manual. If you have specific issue, perhaps some one can help.

HTH
Ajeetha
www.noveldv.com

 

[chandhramohan]

vcs sdf_annotate log file format

Hi Aji ,
Is this ($sdf_annotate ) a standard task or specific to ncverilog / Verilog XL .

Thanks
Mohan

 

[z81203]

$sdf_annotate in vcs

$sdf_annotate is a standard function of verilog. all verilog simulator can use it. include nc(xl), vcs & modelsim etc.