Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Help on UVM vs OVM, any big gains?

Status
Not open for further replies.

RCircuit

Member level 3
Joined
Dec 18, 2005
Messages
54
Helped
7
Reputation
14
Reaction score
7
Trophy points
1,288
Activity points
1,565
my boss wants me to convert OVM to UVM. I dont see big gain after surfing the net. Can anyone give points on advantages of uvm? Big thx.
 

The key advantages of moving to the UVM are not technical, they have to do with ecosystem around the UVM.
  • You will find more Verification IP ready for use in UVM than OVM.
  • All of the major simulation vendors are building debug and analysis tools around UVM, not OVM
  • After you leave the project, (or the company), or if your project needs more resources, it will be easier to get other people already trained in UVM. If not, there are many more resources for learning the UVM.

Migrating to the UVM doesn't mean you need to use all the new features in the UVM. In fact, if you remove the OVM features like the sequence library that were deprecated in the UVM, there is less to learn about the UVM than there was in the OVM. There is really only a few features new in the UVM that will make your job easier: the parameterized config_db, the command line processor, and the Register Abstraction Layer.

https://verificationacademy.com/seminars/uvm-recipe-ovm-to-uvm-migration#
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top