Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Help on substrate of p plus resistor!!!!

Status
Not open for further replies.

sunjiao3

Member level 5
Joined
Jun 28, 2005
Messages
83
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,288
Activity points
2,290
Dear all, I encounted a problem.

I use the p plus resistors in process of csmc 0.6. This kind of resistor is built in the N well. Someone said that the Nwell of such resistors must be connected to VDD to give it a definite voltage.

So, is it right? And why? Could anyone of you give me some explanation on this issue? Thank you all in advance.
 

nxing

Advanced Member level 1
Joined
May 10, 2004
Messages
422
Helped
24
Reputation
48
Reaction score
10
Trophy points
1,298
Location
China
Activity points
2,858
I guess it's to form a reversed connected diode and isolate the resistor from other parts of the circuits.
 

sunjiao3

Member level 5
Joined
Jun 28, 2005
Messages
83
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,288
Activity points
2,290
So, if I don't do it. What will happen. Is is essential to connect all the Nwell to VDD? Could anyone of you please give me some detailed explanation and suggestion?
 

alvays

Member level 4
Joined
Jul 7, 2004
Messages
76
Helped
7
Reputation
14
Reaction score
2
Trophy points
1,288
Activity points
617
maybe latchup,p diffusion resistor in N-well, their pn junction forms a diode, so it must be reversed.
Anyboy else gives other explanation or more?
As the potential along the resistor is not same due to the reversed bias voltage, the voltage modulation coefficient may confuse you.
 

scottieman

Full Member level 2
Joined
Aug 8, 2005
Messages
136
Helped
12
Reputation
24
Reaction score
1
Trophy points
1,298
Location
On Top of Silicon
Activity points
2,631
sunjiao3 said:
Dear all, I encounted a problem.

I use the p plus resistors in process of csmc 0.6. This kind of resistor is built in the N well. Someone said that the Nwell of such resistors must be connected to VDD to give it a definite voltage.

So, is it right? And why? Could anyone of you give me some explanation on this issue? Thank you all in advance.
I would say that it is a common practice. By connecting the N-well to VDD can make sure the diode (N-well is the cathode, P+ resistor region is anode) is always reverse biased. WHY it is IMPORTANT?

If the current flow through your P+ resistor is, say 100uA. Once your diode is in reverse bias, it is okay. Once your diode is forward biased due to the floating N-well, all your 100uA will go to the N-well rather than the other terminal of your P+ resistor.

Hope it helps
Scottie
 

huojinsi

Full Member level 5
Joined
Jan 21, 2005
Messages
256
Helped
25
Reputation
50
Reaction score
6
Trophy points
1,298
Activity points
2,216
Connecting the N-well to VDD can make sure the diode (N-well is the cathode, P+ resistor region is anode) is always reverse biased,so eliminate parasitic diode effect.
 

vbhupendra

Full Member level 4
Joined
May 11, 2005
Messages
235
Helped
15
Reputation
30
Reaction score
8
Trophy points
1,298
Location
GOA, INDIA
Activity points
3,219
One more reason is to stop the parasitic channels (refer The Art of Analog Layout by Hastings Chapter 4)
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top