Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Help me with STA scripts (clock frequency issue)

Status
Not open for further replies.

traveler

Junior Member level 1
Joined
Jul 3, 2002
Messages
17
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
28
help about STA scripts

I have several clock in my design. They have different frequency. I have to set false path from clock to clock. The netlist pass the STA chencking, However, it failed in dynamic simulation. How could i solve this problem in my STA scripts?
 

jkfoo

Member level 1
Joined
May 17, 2001
Messages
36
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Activity points
261
Only if the clocks are unrelated to each other, then setting false path from clock to clock is ok. If it passes STA, you should not have any errors in dynamic simulation. Unless, the clocks are not exactly unrelated with each other or something wrong with your stimulus.
 

jazz_roa

Junior Member level 2
Joined
Jan 21, 2002
Messages
20
Helped
3
Reputation
6
Reaction score
2
Trophy points
1,283
Activity points
90
You may want to perform the dynamic simulation with the SDF file。 If so, you have to use the following command in DC or PT to write out the SDF file without timing check between these two clock domains。

set_anonnotated_check 0 -setup -hold -from X -to Y
 

Nobody

Full Member level 3
Joined
Oct 4, 2001
Messages
165
Helped
9
Reputation
16
Reaction score
7
Trophy points
1,298
Location
Formosa
Activity points
1,593
dynamic sim can not handel cross clock domain , You will see some case propagate the unknow(x) signal in flip-flop with feedback mux with wrong behavior . As the pre-post said . comment out those cross domain timing check . I do it by hand to modify sdf file . Another issue is the test pattern could be shift one clock in testing real chip . You should tell the testing engineer to accept part as good die when it happened .
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top