Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Help me select a low voltage buffer for a low power LDO

Status
Not open for further replies.

jutek

Full Member level 4
Joined
Oct 21, 2005
Messages
211
Helped
6
Reputation
12
Reaction score
1
Trophy points
1,298
Activity points
3,140
Hello


I am working on low power LDO. First i did simulation with simple one stage OTA (nmos input) plus power PMOS and feedback.
The lowest Vdd is 1.3 so PMOS has to be quite big to drive 100mA. OTA has big output resistance, when working with low bias current and it causes, the parasitic pole of output resistance and pmos input capacity is in low frequecies. It deteriorates GBW, load regulation and so on.

I want to use voltage buffer to send this pole to higher freq. I used simple pmos or nmos source follower but it's not efficient to fully turn on or turn off this transistor.

So i used the same OTA in the buffer configuration. Its characteristic is ok, the slope 1. It repeats input voltage to output. But the problem is with low Vdd. It's 1.3V and i need about 0.3V at the output to drive 100mA from pass device. This inut voltage causes, the inputs transistor (nmos) are cuttoff so the output resistance is big.
With low load conditions everything is all right. Transistors work in saturation and output resistance is low.

Could you recommend any tuning or circuit which will work fine?

regards

jutek
 

surianova

Advanced Member level 1
Joined
Sep 1, 2004
Messages
411
Helped
30
Reputation
60
Reaction score
8
Trophy points
1,298
Location
ASIA
Activity points
3,268
buffer ldo

jutek said:
Hello


I am working on low power LDO. First i did simulation with simple one stage OTA (nmos input) plus power PMOS and feedback.
The lowest Vdd is 1.3 so PMOS has to be quite big to drive 100mA. OTA has big output resistance, when working with low bias current and it causes, the parasitic pole of output resistance and pmos input capacity is in low frequecies. It deteriorates GBW, load regulation and so on.

I want to use voltage buffer to send this pole to higher freq. I used simple pmos or nmos source follower but it's not efficient to fully turn on or turn off this transistor.

So i used the same OTA in the buffer configuration. Its characteristic is ok, the slope 1. It repeats input voltage to output. But the problem is with low Vdd. It's 1.3V and i need about 0.3V at the output to drive 100mA from pass device. This inut voltage causes, the inputs transistor (nmos) are cuttoff so the output resistance is big.
With low load conditions everything is all right. Transistors work in saturation and output resistance is low.

Could you recommend any tuning or circuit which will work fine?

regards

jutek


how about you use the OTA with PMOS as input ?
 

jutek

Full Member level 4
Joined
Oct 21, 2005
Messages
211
Helped
6
Reputation
12
Reaction score
1
Trophy points
1,298
Activity points
3,140
low voltage voltage buffer

surianova said:
how about you use the OTA with PMOS as input ?

i did, but the voltage needed for the low load conditions cuttoffs input PMOS.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top