Help me implement serial-in / parallel-out fir filter

Status
Not open for further replies.

Rfboy

Member level 1
Joined
Apr 28, 2001
Messages
33
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
232
Fir filter !!!!!!

Hy guys,

I need your help about this problem :

1) I use a FIR compiler of Altera
2) I want to implemet a serial-in / parallel-out fir filter ( raised cosine type )
3) I want to put a 10 bit dac directly connected to the bus of fir filter

Now my questions are :

1) Is the output bus of filter in two complements format ?
2) If yes, how can it's possible to cennect this bus in to a dac having unsigned digital bus input ???

3)Is it possible to implement a unsigned filter ????


Thak you
 

Re: Fir filter !!!!!!

Hello,

Can you describe more your system (with a small draft for example) ?
Can you give the serial input frequency ?
What is the working frequency for your FPGA ?

Telga
 

Fir filter !!!!!!

1. Probably yes.
2. Simply invert the most significant bit. Then your unsigned DAC will be happy.
3. I suppose so, but do #2 instead.
 

Re: Fir filter !!!!!!

Is this an FPGa implementation?
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…