[SOLVED] Help me convert simple Verilog line to VHDL

uselessmail · Mar 6, 2012

Hi there! Could someone help me convert this Verilog line into VHDL...

Code:

output reg outp;
always @(posedge clk)
{outp, data_out[7:1]} <= data_out[7:0];

Would really appreciate some help!
Thanks!

TrickyDicky · Mar 6, 2012

Re: Verilog to VHDL help

Code VHDL - [expand]
1
2
3
4
5
6
7
process(clk)
begin
  if rising_edge(clk) then
    output <= data_out(7);
    data_out(7 downto 1) <= data_out(6 downto 0);
  end if;
end process;

uselessmail · Mar 6, 2012

Re: Verilog to VHDL help

Thanks a lot mate!

[SOLVED] Help me convert simple Verilog line to VHDL

uselessmail

Junior Member level 3

TrickyDicky

Advanced Member level 7

uselessmail

uselessmail

Junior Member level 3

Similar threads

Code VHDL - [expand]
1 2 3 4 5 6 7	process(clk) begin if rising_edge(clk) then output <= data_out(7); data_out(7 downto 1) <= data_out(6 downto 0); end if; end process;

[SOLVED] Help me convert simple Verilog line to VHDL

uselessmail

Junior Member level 3

TrickyDicky

Advanced Member level 7

uselessmail

Junior Member level 3

Similar threads

Privacy & Transparency

Privacy & Transparency