Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Help: Digital phase detector design, counter design

Status
Not open for further replies.

Alles Gute

Full Member level 2
Joined
Dec 4, 2003
Messages
135
Helped
15
Reputation
30
Reaction score
10
Trophy points
1,298
Activity points
1,217
We are analog designers but sometimes we also need to do some digital work.
My current project need a digital phase detector and a 5-bit counter. I've pretty few experience in digital. Advice needed!
 

you can use the conventional phase frequency detector consisting of 2 flipflops and an and gate. you can find the information on it in most of the books. when you design digital gates, let's say an inverter, make the pmos 3 almost 3 times larger than the nmos so that you'll have same delays for 0>1 and 1>0 transitions and a threshold voltage of VDD/2. consider charge sharing so size the transistors at a network (nmos or pmos network) accordingly. if you have dynamic nodes in your flipflop, consider regeneration structures which consist of a single transistor. you can use TSPC logic for flipflops if you need high speed phase detector. you can also use your flipflops for the counter
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top