Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

help: debugging 64-bit partitioned ALU verilog code

Status
Not open for further replies.

umairsiddiqui

Full Member level 2
Joined
Apr 13, 2004
Messages
143
Helped
7
Reputation
14
Reaction score
1
Trophy points
1,298
Location
Sweden
Activity points
1,434
i'm assigned debugging gatelevel verilog code of 64-bit parititioned ALU design.
its my first research-based vlsi job and i'm assigned such a task...............
any way, its my first gatelevel debugging...any code hacking and simulation tips
& tricks, papers related to this issue. also suggest papers/books on general
datapath design.................................................................
 

jackson_peng

Full Member level 2
Joined
Apr 11, 2005
Messages
139
Helped
24
Reputation
48
Reaction score
9
Trophy points
1,298
Location
Shanghai, China
Activity points
2,380
netlist debugging is almost impossible. however, since the ADD has an regular stucture, the following things might be help:
1. identify the stucture, BK, CLA, CS, RIPPLE... it's very crucial, for each of them is bulid on different equations.
2. identify the critical signals, llike Pi, Gi, in BK structure. And maybe u can do it down from CO.
3. partition the netlist into blocks, base on the Critical signals.
after that you can have a structured, block based, ADD.

Anyway, it's very time consuming, try them on the 4 bit adder first to get to familiar.

good luck
 

umairsiddiqui

Full Member level 2
Joined
Apr 13, 2004
Messages
143
Helped
7
Reputation
14
Reaction score
1
Trophy points
1,298
Location
Sweden
Activity points
1,434
can you/some-one-else suggest book(s) containing extensive treatment of datapath element design...
...some books just address few types of adders, along with multipler and shifters.

:sad: :sad:
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top