Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Help! Chang name fail while using physical compiler

Status
Not open for further replies.

free1983

Newbie level 6
Joined
Feb 9, 2006
Messages
12
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,376
Hi, all
I have encounter a problem that failed to change name when I write to Milkway library. The tool give a infomation like this:
change_name -rule verilog
Error! Fail to set the object * with name A (port).
And my design has no port infomation anymore when I read back the database, How can I resolve it ? Thanks !
BTW,my physical compiler version is Y-2006.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top