Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

help!!!___Why is it that i always fail to export a netlist?

Status
Not open for further replies.

saiaoying

Junior Member level 1
Joined
Oct 24, 2006
Messages
19
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,436
before LVS check,i need to export a netlist from Cadence IC,however,i always fail to do that, and it always show me the following message:

"Job '/home/nu/10548377/analog/wangqq_design_lib/cascode_mirror_01/verify/lvs'that was started at 'Oct 24 'has failed"

so how can i do next?
could you do me a favour,i need you help! pls!
 

Re: help!!!___Why is it that i always fail to export a netli

you can check the log file,it will tell you the detail error. the log file name maybe si.log? I can't remember clearly.
 

Re: help!!!___Why is it that i always fail to export a netli

check if no device is missing in the schematic... try to check also if you have properly and directly attached/bound the library to the PDK...
 

Re: help!!!___Why is it that i always fail to export a netli

thanks a lot
 

probbably forgot to check & save the sch
 

Re: help!!!___Why is it that i always fail to export a netli

YESH:
you said it
finally i find that i only save but do not check,so i can't export netlist

anyway,i do appreciate all the same
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top