Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

HDL Entry vs. Schematic Entry Tool?

Status
Not open for further replies.

wzdreamer

Full Member level 2
Joined
Jan 16, 2002
Messages
124
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,296
Activity points
1,167
What Entry tool you recomeds or use?
I'm not interesting about advantages or disadvantages in 1st or 2nd case!!!
I'm interesting how much ppl are using VHDL or Verilog, and how much - Schematic entry tool...

be well,
Wazard Dreamer
 

maestor

Full Member level 3
Joined
Feb 21, 2002
Messages
163
Helped
2
Reputation
4
Reaction score
1
Trophy points
1,298
Location
España
Activity points
1,888
Hi wzdreamer,

I have it very clear, HDL Entry.

Then you can go for VHDL or Verilog, enterely up to you. My advice is VHDL as you know there are pros/contras for VHDL and pros/contras for Verilog.

- Maestor
 

papyaki

Advanced Member level 2
Joined
Apr 13, 2002
Messages
539
Helped
38
Reputation
76
Reaction score
18
Trophy points
1,298
Location
France
Activity points
5,346
Hi

I use VHDL. The choice was made for the availability of tools.
 

igorsat

Junior Member level 3
Joined
Jul 12, 2001
Messages
30
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
321
I’m using verilog. Schematic entry is a thing of the past.

igorsat
 

tlp71@hotmail.com

Full Member level 4
Joined
May 14, 2002
Messages
220
Helped
6
Reputation
12
Reaction score
2
Trophy points
1,298
Activity points
1,595
i think taht today is available only the vhdl tools.
In past i preferred the schematic entry.
whne the devices are too big is really difficult to manage a schematic entry.
Xilinx is a example how to a tool can grow worse. in foundation 3.1 the schematic entry was really nice.
in ise is a shit.

bye.
G.
 

wzdreamer

Full Member level 2
Joined
Jan 16, 2002
Messages
124
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,296
Activity points
1,167
ok :))) there aren't ppl, who uses Schematic...
Schematic is dead :pPPppp
 

PlatinumT

Member level 3
Joined
Sep 15, 2002
Messages
58
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Location
Arkansas
Activity points
407
I use VHDL. When I was first learning I used schematic for about a week.
 

Sonic

Member level 2
Joined
Sep 30, 2001
Messages
45
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,288
Location
USA
Activity points
297
I use VHDL, dictated by the company. Use to use schematic with x1linx foundation, and max+ few years back.
 

leonqin

Full Member level 4
Joined
Nov 7, 2001
Messages
238
Helped
5
Reputation
10
Reaction score
3
Trophy points
1,298
Location
China
Activity points
1,763
ECS (the tool in Xilinx'ISE for sch design entry) is so bad!
maxplus2's sch tool is good.and Viewdraw is great!
 

ramesh

Advanced Member level 1
Joined
Jan 19, 2003
Messages
424
Helped
14
Reputation
28
Reaction score
11
Trophy points
1,298
Activity points
2,947
There is no doubt that VIEWDRAW is great for schematic entry design. But future is only VHDL or VERILOG based designs. It is just because of portability of the code for different target FPGAs of different vendors.
 

ze_dib

Member level 5
Joined
Jan 6, 2003
Messages
80
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Location
France
Activity points
1,122
Hi,

Like all the others, I use mainly HDL entry.

Toto2001
 

ted

Full Member level 3
Joined
Mar 12, 2002
Messages
182
Helped
28
Reputation
56
Reaction score
24
Trophy points
1,298
Activity points
2,875
I have used schematics entry for some old Xilinx chips VERY many years ago. I guess that would be still useful for some simple and small designs, but schematics is imho not a way to go today.

I use mostly VHDL for FPGAs, and have used a littel Altera's AHDL, too. For smaller projects I have earlier designed Lattice's CPLD's with Abel, and small PLDs with CUPL.

In all cases, I feel text based tools have been best for chip level design. The PCB level design is another story....

Ted
 

topza

Newbie level 5
Joined
Feb 14, 2003
Messages
9
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
62
verilog

i use verilog. i think it is easier to learn and grasp than VHDL
 

zoovy

Member level 1
Joined
Dec 15, 2002
Messages
41
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Activity points
558
Hi,
We are switching to HDL based design due to portability problems. However I still like the graphical representation of the top level design. For this we arecurrently using Synplify with "HDL analyst" which generates block diagrams for the synthesized design.


Our decision on switching to HDL(VHDL in our case) is based on the hurdles we had to live through when Xilinx broke backwards compatibility of their schematics tools.

We are using ALDEC as the simulation tool. Sometimes we use code-to-graphics feature to identify connectivities for blocks. But almost all of the designs are in VHDL.

I should say there is still a resistance in our company (mainly old folks) to switch over to VHDL.
 

EcraZ

Full Member level 4
Joined
May 17, 2001
Messages
201
Helped
5
Reputation
10
Reaction score
5
Trophy points
1,298
Activity points
1,232
if it is digital design then it is HDL and if it is analog design then it is schematic entry

verilog easy and more comfortable and requires less coding compared to VHDL
 

irum4

Member level 3
Joined
Nov 5, 2001
Messages
56
Helped
5
Reputation
10
Reaction score
3
Trophy points
1,288
Activity points
294
Few year ago I used schematic entry, but now I use only VHDL entry.
 

buzkiller

Member level 4
Joined
Dec 31, 1999
Messages
75
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Activity points
602
HDL is better because you can easily introduce new tools into your flow.
Verilog is supported by more tools then VHDL, because it usually used for ASIC design.
 

juggernaut

Member level 1
Joined
Jan 25, 2002
Messages
33
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
346
I used to swear by my schematic entry tools, but I'm a firm VHDL convert now. The escalating complexity of both devices and designs means that schematic entry is no longer an efficient method of design - the abstraction of an HDL is neccesary. Just like you won't find many people programming windows applications in assembler, the complexity of the problems means that we have to move away from thinking about the little details (leave that to the compiler/synthesiser) and focus on the bigger issues...

J
 

snakebites

Junior Member level 2
Joined
Aug 14, 2002
Messages
23
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
CHINA
Activity points
99
I use verilog entry, because I lerarned C++ and it's very easy for me to grasp verilog.
 

G

Guest

Guest
schematic

When i use fpga or cpld, i don't use schematic, because, Xilinx, for example, doesn't compatible with different version of them software.
I prefere tu use ABEL, but engenieer of Xilinx disapprove my choice, because for them, this langage is too old and not make for new big chip.
So i begin to use VHDL

Good luck
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top