Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

have question using dc synthesis

Status
Not open for further replies.

tonyhan1005

Newbie level 2
Joined
May 8, 2007
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,296
I set load for the output port using set_load 10 [all_ouputs] ,unlucky I have some inout port ,so some input port will also be set_load using "set_load 10 [all_ouputs]", what can I do ?

Added after 2 minutes:

I only want set_load on output port in inout IO port ,but not the input port of inout IO ports, what should I do ;
 

Hi,

In such a case.. you need to treat both output ports and inout ports seperately..
first load all output ports..

then load outports of inout ports by referring them with output signals. this reference will point only to outputs of inout ports.. so good luck..
 

use the command

[remove_from_collection [all_outputs] [get_ports port_name] ]
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top