Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
In the absence of further information.......it is your design so you are the best one to answer your Q.
btw - looking a the image, the data and address lines look multi-driven. The I2C master should only be the source driving them.
Grounded nets often mean that the signals/lines are not connected to anything in your HDL (ie. the signals/lines are not driven). So, synthesis has simply tied them to their initialized value of 0=GND.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
