Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
The routing problem is typically solved using a two step approach: Global Routing
• Define the routing regions.
• Generate a tentative route for each net.
• Each net is assigned to a set of routing regions.
• Does not specify the actual layout of wires.
Detailed Routing
• For each routing region, each net passing through that
region is assigned particular routing tracks.
• Actual layout of wires gets fixed.
• Associated subproblems: channel routing and
switchbox routing.
Hi
Actually the layout area is divided on bins and the tool then calculates the no of tracks crossing the bin for congestion analysis and if the routing channels demanded < channels available , then we say the region is congested.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
