Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Gated D in assembly langage

Status
Not open for further replies.

ohm77

Newbie level 4
Joined
Aug 9, 2012
Messages
6
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
montreal,canada
Activity points
1,327
Hi everybody,
I'm beginner in assembly langage, I'm taying to write the behavior of Gated D in assembly langage, but the complilator gives some mistakes, could you please correct me, my code is below:
here is some indications (w0:input, w1: clock, w0: output)

btss w1,#0
mov w0,0xc04
bra there
return
there
mov 0xc04
return
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top