Gate Level Simulation: Delay or No Delay?

Status
Not open for further replies.
A

AutoDriver

Newbie level 4
Joined
Jun 20, 2011
Messages
5
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,322
When you use Verilog for full chip gate-level simulation, do you use delay on standard cell library? Why? Do you use delay on the test program? When do and when do not? Why?
 

Delays are required on IP/RTL models involved in gate-level sims. These Verilog #delays insert required routing delays on actual (hardware) paths.
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…