If you need to come up with some translation method you might want to try getting a hold of the originator of the following thread. https://www.edaboard.com/threads/298717/
They were working on a tool to estimate utilization based on a gate-like model for FPGAs.