Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Gate Count Estimation

Status
Not open for further replies.

nemolee

Full Member level 3
Joined
Dec 28, 2004
Messages
155
Helped
3
Reputation
6
Reaction score
1
Trophy points
1,298
Activity points
1,467
gate count estimation

Hello,

I don't have ASIC synthesis tool, but I have FPGA synthesis tool. I synthesis my RTL code according to FPGA synthesis tool. And I get the total number of logic cell used in this design. How can I transfer logic cell count to gate count?

BR,
NemOlee
 

register fpga gates estimate asic

Hi nemolee,

Just multiply the cell count by avg. no. of gate in NAND. I uses no. 4


Rahul
 

estimate gate count

There is no strict relation between FPGA and ASIC gatecount. Depends on the utilisation of the FPGA components ...

well I remember reading somewhere that 1 ASIC gate ~= 8 FPGA gates....

ie a 1 M gate FPGA can hold a 200 k gates asic , if fully utilised.

shelkerahul said:
Just multiply the cell count by avg. no. of gate in NAND. I uses no. 4

seems like he is saying about Transitor Count...
 

asic gate count

Please tell which synthesis tool you are using.
 

asic synthesis cell count gate count

spauls said:
Please tell which synthesis tool you are using.

The synthesis tool I use is Quartus II 4.2 and FPGA device is Cyclone II.
Thanks.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top