Non AMP

full case and parallel case in state machine coding

Thread starter rocking_vlsi
Start date Apr 19, 2013

Status: Not open for further replies.

Apr 19, 2013

#1

R

rocking_vlsi

Member level 5

Hi

How it will benefit using fill_case and parallel case in state machine case statement.
Will it help in synthesis and linting.

Apr 21, 2013

#2

S

smqasim

Newbie level 6

Check this link for detailed explanations

http://www.sunburst-design.com/papers/CummingsSNUG1999Boston_FullParallelCase_rev1_1.pdf

Status: Not open for further replies.

Similar threads

P
tri-state buffer in sram array
- Started by parminder
- Jun 6, 2023
- Replies: 2
ASIC Design Methodologies and Tools (Digital)
N
Adding another pair of VDD and VSS in ICC2
- Started by NeilDegruth
- Apr 17, 2024
- Replies: 3
ASIC Design Methodologies and Tools (Digital)
F
Simultaneous read and write in memory
- Started by fragnen
- Dec 10, 2023
- Replies: 3
ASIC Design Methodologies and Tools (Digital)
C
SETUP and HOLD Violations on same path in same corner
- Started by chevuturi
- Jan 18, 2024
- Replies: 8
ASIC Design Methodologies and Tools (Digital)
F
Simultaneous Read and Write in AHB
- Started by fragnen
- Oct 19, 2023
- Replies: 6
ASIC Design Methodologies and Tools (Digital)