Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Frequency of address in DDR simulation

Status
Not open for further replies.

sandeepEC

Newbie level 2
Joined
Mar 6, 2014
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
12
Hi ,

I have read this from mentor document....
DDR 3 1600MT, Fclock=800MHz
DATA =800MHZ
Address/Command=400MHZ@ 1T timing and =200MHz@ 2T timing
Control = 400MHz whatever 1T timg or 2T Timing

so you can see that address is getting halved even for 1T also? how if any one know kindly explain ?:!:
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top