[FPGA] Clk Multiplexing

Status
Not open for further replies.
N

nicoxp31

Newbie level 6
Joined
Oct 3, 2007
Messages
12
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
France
Activity points
1,440
fpgaclk

Hi,

I just wanted to know if they were any danger about multiplexed clock in a FPGA design:

for instance:
assign clk_o = tx_sel ? tx_clk_i : rx_clk_i;

Can this generate instability then?

Thanks,
Regards,
Jerome
 

clk multiplexing

Hi,

There will not be smooth transition b/w clocks.
Synthesis tool will not do the STA properly because of the gated clock. The best way to do this is implement the logic as shown.



Regards,
Kanags
 

i will suggest use the pll at the o/p of mux...
 

Sorry but i do not understand how your schematic can improve the clock multiplexing since we are still using logic behind !
 

you can use bufgmux to implement the clock mux function if you use Xilinx' FPGA
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…