Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

formality don't identify,when design compiler uniquify

Status
Not open for further replies.

feel_on_on

Full Member level 5
Joined
Apr 29, 2005
Messages
283
Helped
6
Reputation
12
Reaction score
4
Trophy points
1,298
Activity points
3,208
formality don't identify the name in svf ,when design compiler uniquify.

example:
guide_reg_merge
-deisgn abc_1
-from abc_reg[0]
-to abc_reg[1]

formality can't identify abc_1,only know abc . anyone can help me ,pls tell me how to
make formality know the name from design compiler uniquify .
 

I think for uniquify the command is "guide_uniquify" , but did not get why are you giving "guide_reg_merge". Could you please tell how do you know that formality is not able to identify the specific reg, are you manually giving the guidance command or loading the svf file?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top