Non AMP

floating point algorithm on FPGA

Thread starter J_expoler1
Start date Apr 26, 2003

Status: Not open for further replies.

Apr 26, 2003

#1

J

J_expoler1

Newbie level 6

How I can disign ALU 32Bit or 16Bit floating point algorithm on FPGA

May 7, 2003

#2

Ace-X

Advanced Member level 2

Check attached VHDL floating-point library.

Ace-X.

May 7, 2003

#3

A

ASIC

Full Member level 3

Anyone has the IEEE floating point spec?

ASIC

May 17, 2003

#4

P

ppkliu

Newbie level 3

you can read IEEE754 paper,
just you will understand.

Jun 12, 2003

#5

R

robinh

Member level 1

synthesis

the vhdl code for the fpu, does work with synthesis ?

Jun 13, 2003

#6

M

moloned

Newbie level 3

Try the following links:

https://www.opencores.org/projects/fpu/

https://www.opencores.org/projects/cf_fp_mul/

Status: Not open for further replies.

Similar threads

S
Floating point IP cores Latency problem
- Started by Soh_bhat
- Mar 28, 2023
- Replies: 5
PLD, SPLD, GAL, CPLD, FPGA Design
N
usb host controller on fpga
- Started by nawel
- Oct 15, 2023
- Replies: 2
PLD, SPLD, GAL, CPLD, FPGA Design
R
problem of fpga
- Started by rllv24
- Mar 24, 2024
- Replies: 3
PLD, SPLD, GAL, CPLD, FPGA Design
S
Neural network Equalizer on FPGA
- Started by Sarvanisatya00
- Aug 26, 2023
- Replies: 0
PLD, SPLD, GAL, CPLD, FPGA Design
E
DSP slices in FPGA
- Started by engr_joni_ee
- Apr 3, 2024
- Replies: 1
PLD, SPLD, GAL, CPLD, FPGA Design