Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

floating point algorithm on FPGA

Status
Not open for further replies.
J

J_expoler1

Newbie level 6
Newbie level 6
Joined
Apr 2, 2003
Messages
12
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
77
How I can disign ALU 32Bit or 16Bit floating point algorithm on FPGA
 

Ace-X

Ace-X

Advanced Member level 2
Advanced Member level 2
Joined
Jan 25, 2002
Messages
529
Helped
41
Reputation
82
Reaction score
14
Trophy points
1,298
Location
Germany
Activity points
5,148
Check attached VHDL floating-point library.


Ace-X.
 

A

ASIC

Full Member level 3
Full Member level 3
Joined
May 18, 2001
Messages
164
Helped
2
Reputation
4
Reaction score
1
Trophy points
1,298
Activity points
1,205
Anyone has the IEEE floating point spec?


ASIC
 

P

ppkliu

Newbie level 3
Newbie level 3
Joined
May 17, 2003
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
30
you can read IEEE754 paper,
just you will understand.
 

R

robinh

Member level 1
Member level 1
Joined
Jan 18, 2002
Messages
38
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,286
Activity points
254
synthesis

the vhdl code for the fpu, does work with synthesis ?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top