first order sigma delta ADC

Status
Not open for further replies.
D

dawson

Member level 1
Joined
Oct 13, 2012
Messages
34
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Activity points
1,537
have anyone done any simulation of the DSM . here is my design.. but my output seems to be inverted.. anyone know if im doing anything wrong or can explain to me why my waveform is inverted.


my output bit steam when input at Vmax there should be more 1s at the top however my waveform stated otherwise.



my design is a 1st order SDM..
 

Waveform is inverted because the integrating stage is inverting. You can add another inverting stage after the integrator, or tak Qbar as the output.
 
Reactions: dawson

    D

    dawson

    Points: 2
    Helpful Answer Positive Rating
thanks for the prompt reply. but when i design my functional block design using matlab-simulink i dont need to invert my signal after the integrator. i've tried inserting an inverter after my integrator but it doesnt work. i can only invert my Q or use Q bar for as my output. But i still dont understand why my analog simulation is inverted when my integrator suppose to be taking the difference of the analog input and the feedback.
regards,
dawason
 
Last edited:

Matlab-simulink implements the integrator as k1/s for some constant k1. But in your case, the transfer function from Vin to Vint is -1/R1C1s.
 
Reactions: dawson

    D

    dawson

    Points: 2
    Helpful Answer Positive Rating
    V

    Points: 2
    Helpful Answer Positive Rating
thanks for your clarification.
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…