Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

FIFO queue for storing the data

Status
Not open for further replies.

mkanimozhivlsi

Junior Member level 2
Joined
Oct 22, 2008
Messages
20
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,281
Activity points
1,438
FIFO Design Doubts

Hi Experts,

I need to use the FIFO Design in my module for storing the data and retrieving back,The problem is My main module will read the data from the FIFO after my FIFO is full until it will become empty,up to my knowledge we can read and write the FIFO simultaneously,it is possible to design the FIFO that will be read and write different time and one of the main application of the FIFO is read and write at different clock frequencies.


Regards,
Kanimozhi.M
 

angel_eyes

Newbie level 6
Joined
Jan 12, 2009
Messages
14
Helped
2
Reputation
4
Reaction score
1
Trophy points
1,283
Activity points
1,354
FIFO Design Doubts

I am not sure about what you want to do with your own FIFO system, so if my reply do not fit your need, just pass it :).

If you want to read and write FIFO at different clock frequencies, just place read code and write code in 2 different sections that will be done at 2 different times.
For example, you use timer interrupt for increase a 32-bit integer variable each 1ms. In your main function, you can use this variable for doing 2 task at 2 different times.

Regards,
 
  • Like
Reactions: sai685

    sai685

    Points: 2
    Helpful Answer Positive Rating

shitansh

Full Member level 5
Joined
Jan 6, 2009
Messages
296
Helped
50
Reputation
98
Reaction score
28
Trophy points
1,308
Location
India-Gujarat
Activity points
3,019
Re: FIFO Design Doubts

Hi,

I think you need not to have design FIFO, as most of the vendor have on chip FIFO/RAM blocks, just you need to use FIFO controller core available from your tool chain.

You can read and write FIFO from different clock the only thing you have to take care is control of fifo full , fifo empty signal at both side (fifo and processor side).

HTH
--
Shitansh Vaghela
 

sajal1975

Full Member level 2
Joined
Mar 25, 2005
Messages
136
Helped
6
Reputation
12
Reaction score
3
Trophy points
1,298
Activity points
2,149
Re: FIFO Design Doubts

what is fifo plz
can i get some hlp
 

shitansh

Full Member level 5
Joined
Jan 6, 2009
Messages
296
Helped
50
Reputation
98
Reaction score
28
Trophy points
1,308
Location
India-Gujarat
Activity points
3,019
Re: FIFO Design Doubts

sajal1975 said:
what is fifo plz
can i get some hlp

Hi,

I hope following wave forms may help you to understand FIFO functionality.

Sample behavioral waveforms for design file Buf_FIFO.v

The following waveforms show the behavior of scfifo megafunction for the chosen set of parameters in design Buf_FIFO.v. The design Buf_FIFO.v has a depth of 1024 words of 16 bits each. The output of the fifo is unregistered. The fifo is in legacy synchronous mode. The data becomes available after 'rdreq' is asserted; 'rdreq' acts as a read request.


The above waveform shows the behavior of the design under normal read and write conditions with aclr .



Below is another version of FIFO.

Sample behavioral waveforms for design file Buf_FIFO.v

The following waveforms show the behavior of scfifo megafunction for the chosen set of parameters in design Buf_FIFO.v. The design Buf_FIFO.v has a depth of 512 words of 16 bits each. The output of the fifo is unregistered. The fifo is in show-ahead synchronous mode. The data becomes available before 'rdreq' is asserted; 'rdreq' acts as a read acknowledge.


The above waveform shows the behavior of the design under normal read and write conditions with aclr .


HTH
--
Shitansh Vaghela
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top