Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

FFT of time domain data

Status
Not open for further replies.

verylsi

Full Member level 2
Full Member level 2
Joined
Mar 12, 2012
Messages
123
Helped
16
Reputation
32
Reaction score
16
Trophy points
1,308
Visit site
Activity points
2,130
I am trying to do FFT of time domain data in FPGA (VHDL)
looking for documentation, resources and start up hints.. and little guidance in how to proceed.

Please help.
 

What is your N(sample) value, if it is variable, first go through CORDIC algorithm to generate sine and cosine values, go through FFT algorithm from dspguru.com.. and any text book related to DSP.. Develop your own architecture and start coding..(Start on paper calculation of fft with N=8,N=16.. you will get to know the logic)

all the best

- - - Updated - - -

https://github.com/benreynwar/fft-dit-fpga once check it out, it may be helpful
 

Hi

If your main target is to make an FFT block in actaul, then you have to do as achaleus says, but if your main task is something bigger and FFT is just a part of it, and you are using Xilinx then Xilinx core generator will generate the FFT block for you.
It is much easier than doing things yourself and is reliable as well.
 

Thanks achaleus,

Yes the samples are variable..

- - - Updated - - -

Hi syeshan,

Main target is Software defined radio.
I need FFT implementation , I will check the IP core as you mentioned.

Thanks.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top