Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

fanout and delays between gates

Status
Not open for further replies.

juaneduardodelgado

Newbie level 4
Joined
Jan 4, 2010
Messages
5
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
Bogota
Activity points
1,327
Hi guys,

I have a dude about the capacitors and resistances that are used in the output of a logic circuit as a latch.
I think that they are used to modify the propagation time or the fanout of the gates but Im not sure. what can do a resistance in serie in the output and a capacitor to ground in the output of a latch?

Thanks.
 

Qetion is -dimensions?
You can have as a so called "AC-Termination"; Zzero is your resistor & a cap. in seri as DC block on your frequency...
Or you can it apply as an AC Load:)
K.

Added after 2 minutes:

If the R-C elements are as an "L" part realised(R is between the 2 logic ICs & C is practically II on Input of second IC):
Because the edges are some slower after your RC-Circuit_ this is a delaying circuit/lowpass filter:)
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top