Failing Timequest path not shown in RTL viewer

Status
Not open for further replies.

shaiko

Advanced Member level 5
Joined
Aug 20, 2011
Messages
2,644
Helped
303
Reputation
608
Reaction score
297
Trophy points
1,363
Activity points
18,302
Hello,

I'm using a 128 to 32 bit FIFO in my Altera Cyclone V SOC design.
Timequest shows a setup violation on 10 lines internal to this IP.
The "Launch Clock" and "Latch Clock" for the failing paths are the same.

However, for some reason I can't locate the failing paths in the RTL viewer.
As if they don't really exist...

What's going on?
 

They may not exist in the RTL viewer.
Try the technology map view.
 
Reactions: shaiko

    shaiko

    Points: 2
    Helpful Answer Positive Rating
It's not there either...
 

Start looking for blah, blah, blah, removed due to x, y, z begin static type stuff in the reports.

Or if you really want whatever it is to stick around start adding keep and preserve attributes to those signals.

- - - Updated - - -

Opps, I just noticed you aren't looking for paths you already know exist but are trying to find one that magically appears.

What does this path look like, can you find it in a netlist of the design?
 
Reactions: shaiko

    shaiko

    Points: 2
    Helpful Answer Positive Rating
Opps, I just noticed you aren't looking for paths you already know exist but are trying to find one that magically appears.
Correct.

It's an ALTERA IP - a ratio changing (128 to 32 bits) FIFO.
The failing net is of a RAM block this FIFO uses.
can you find it in a netlist of the design?
Good idea, I'll look.

- - - Updated - - -

I suspect these are nets that have been optimized away - yet remain in TimeQuest due to a bug.
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…