Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Extracting VHDL netlist after place and route in soc encounter

Status
Not open for further replies.

anjyothiswaroop

Newbie level 4
Joined
Jan 24, 2011
Messages
6
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
Tempe, Arizona
Activity points
1,345
Hey guys,
All my designs are in VHDL. I have place and routed the design using encounter. Now I want to extract the netlist and perform further analysis (functionality verification, power estimation with parasitics included). But the netlist is in verilog format and since other modules and test bench are in VHDL, I was wondering if I can extract the netlist in VHDL in encounter.
 

rca

Advanced Member level 4
Joined
May 20, 2010
Messages
1,485
Helped
355
Reputation
710
Reaction score
326
Trophy points
1,363
Location
Marin
Activity points
8,522
I'm also originaly a VHDL designer, but I have always seen, the P&R tool generate the netlist in verilog. And the main simulator suppports both languages and can mix them.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top