Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Extracting transistor information from layout (GDS)

Status
Not open for further replies.

layout2netlist

Newbie level 1
Joined
Sep 9, 2009
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
Grenoble
Activity points
1,290
gds pin mask

Hi all,

I have several questions on the back-end side of custom cells (combinational boolean logic) design:
- First I was told it is possible to make electric verification of custom cell design from a GDS layout file. What additional information will I need in order to link the layout geometry information to the actual cell netlist ?
- I also heard about ANNOTATED GDS format. Could you point me to additional information (be it proprietary like an EDA tool or public info) ? Is it a proprietary language or a standard format ?


Thank you very much for your time, FYI my final goal is to recognize "automatically" transistor characteristics and link them to GDS layout but I don't know very much of back-end specific formats/data flows.
 

dick_freebird

Advanced Member level 5
Joined
Mar 4, 2008
Messages
7,230
Helped
2,117
Reputation
4,238
Reaction score
1,968
Trophy points
1,393
Location
USA
Activity points
57,974
annotated gds format

You would be looking for an "extract" or layout based
netlister. You might have to place some sort of pin
polygon or text, if you want a non-gibberish set of
net names - this all depends on how the tool recognizes
nets. There will be some body of recognition rules you
will have to write if you don't use the foundry PDK and
supported tool set. Foundry PCells ought to have some
data features that make the extract tool's life easier,
but these layers may or may not stream out with
the mask geometry data (they tend to be non-print
layers).

I know the LASI tools will do what you want, after
import of the GDS data. Electric requires some "arc"
constructs to be used which are destroyed by the
stream-out process and LVS won't work on non-
native layouts there. There may be other layout
oriented free / open source tools (like the Dolphin
suite, or Paris/MGEN) that will do it. I have not run
across any standalone tools but that means nothing.

If annotated GDS is in use, it's not in common use
(not an option in Cadence current release stream
I/O). You'd want to know if whoever made the PDK
has put in the right support for net and pin names,
in conjunction with how your eventual selection of
extract tool would recognize same.

I suggest as a start that you Google "layout netlist
SPICE" and similar keywords, if these tools I list
aren't good for your job.
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top