Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Explanation of the contamination delay

Status
Not open for further replies.

gck

Full Member level 3
Joined
Oct 17, 2006
Messages
173
Helped
26
Reputation
52
Reaction score
19
Trophy points
1,298
Activity points
2,220
Hi,

Pls tell me, what id contamination delay.
 

Re: contamination delay

Hi gck,
This time is genrally used in Flops, it is the amount of time taken to make a change at the Q from the moment when the clock edge is applied. This is very important in estimating the hold time.

Thanks and Regards]
satyakumar
 
contamination delay

hi satyakumar,
will u pls put more light on this, if any doc is there pls upload.
 

Re: contamination delay

Hey...
contamination delay is nothing but the minimum or the least amount of delay taken by the logic element...whereas critical path delay is the maximum delay taken by the logic element...of course it determines the Hold time in your design....
 
contamination delay

@satyakumar,
"it is the amount of time taken to make a change at the Q from the moment when the clock edge is applied "

IS IT "Tcq" OF THE fLIP FLOP THAT U ARE REFERRING TO ???
 

Re: contamination delay

Hi,

You need to understand that VALID inputs take time to appear as VALID outputs. This delay (or time) is nothing but the propagation delay.

But INVALID inputs take a finite time (or delay) too to appear as INVALID outputs. This is known as Contamination delay.

If you think it from transistor level point of view, think of the threshold voltage of the transistor. But if you are thinking from Digital point of view, think of the Noise Margin analysis.

Actually speaking you need the contamination delay only while designing circuits, else you can assume it zero in your timing analysis.

Cheers!!!
 

contamination delay

Hi,
Very interrsting question. Please does anyboby have documentation on this subject to share it ?
Thanks.
 

Re: contamination delay

I will try to make the diagrams and post them here, give me some time.
 

Re: contamination delay

Contamination Delay:

Here is clear explaination of Contamination Delay
 

Attachments

  • Timing.pdf
    3.3 MB · Views: 199
Re: contamination delay

nice pdf...gives the transistor analysis of the sequential circuits and timing concepts..must read i may say

Thanks ram..
 

Very useful question and answers. thanks ,all
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top