Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Explanation of set_multicycle_path in Verilog code

Status
Not open for further replies.

openwindows

Junior Member level 3
Joined
Jan 18, 2002
Messages
28
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
102
i am a little confusion of set_multicycle_path when i synthesis my design by dc,who can help me explain it by verilog code?


very thanks!
 

roli

Full Member level 5
Joined
Apr 29, 2001
Messages
246
Helped
9
Reputation
20
Reaction score
9
Trophy points
1,298
Location
'SiliconWafer' Island
Activity points
1,824
set_multicycle_path -hold

Sure - :

=====================
always @(posedge clock or negedge Reset_n)
if !(Reset_n)
Enable <= 1'b0;
else
Enable <= !Enable;


always @(posedge clock or negedge Reset_n)
if !(Reset_n)
flop <= 1'b0;
else if (Enable)
flop <= !Flop;

====================
In the above, flop changes state every OTHER clock cycle.
So you could theorithically set for that 'flop' a multicycle path of 2 clocks (relaxed...)
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top