Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Explain me the set clock latency command in Magma

Status
Not open for further replies.

shankar

Junior Member level 1
Junior Member level 1
Joined
Jun 22, 2005
Messages
19
Helped
2
Reputation
2
Reaction score
0
Trophy points
1,281
Activity points
1,451
can any one explain the command set clock latency in magma
 

Re: magma

Set clock latency is basically synopsis command
The equivalent Magma command is force clock latency

This command is basically used to set the delay of the clock at the source.
 

Re: magma

Hi

Clock latency is the amount of time that a clock signal takes to get from the ideal-waveform origin point to a specific register clock pin inside the design.

Clock latency consists of two parts, called the source latency and network latency.

Source latency is the amount of time the clock signal takes to get from its ideal-waveform origin point to the clock source. The source is the clock definition point in the design specified in the create_clock command.

Network latency is the amount of time the clock signal takes to get from the source to a register clock pin.

For more details, see the attached doc file.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top