unstablechimp
Newbie level 2
- Joined
- Oct 23, 2009
- Messages
- 2
- Helped
- 0
- Reputation
- 0
- Reaction score
- 0
- Trophy points
- 1,281
- Location
- Minneapolis
- Activity points
- 1,299
I realize there is a way to exclude cells from DRC, by simple using "EXCLUDE CELL <cell name>" in the rules file.
I cannot find a equivalent rule for LVS, for hierarchical comparisons. In Herclues LVS, this was very easy to do, by placing the appropriate rule and list of cells in the rules file.
One might be wondering why this is necessary. In some cases RTL designers are using the verilog model prior to the deployment of any cdl/spice and/or gds. This means the cells exist in Verilog/Netlist, but have yet to exist in any other form. There are times in the design process, where a spice/cdl netlist exists, but a GDS does not for a custom cell. In these cases, it is beneficial to have a LVS rule which allows for the exclusion of certain cells in a LVS run.
There are other cases were one may want to exclude cells from LVS; decap cells, pad cells, etc.
I cannot find a equivalent rule for LVS, for hierarchical comparisons. In Herclues LVS, this was very easy to do, by placing the appropriate rule and list of cells in the rules file.
One might be wondering why this is necessary. In some cases RTL designers are using the verilog model prior to the deployment of any cdl/spice and/or gds. This means the cells exist in Verilog/Netlist, but have yet to exist in any other form. There are times in the design process, where a spice/cdl netlist exists, but a GDS does not for a custom cell. In these cases, it is beneficial to have a LVS rule which allows for the exclusion of certain cells in a LVS run.
There are other cases were one may want to exclude cells from LVS; decap cells, pad cells, etc.