Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Erc electrical rule check?

Status
Not open for further replies.

lohitha

Newbie level 4
Newbie level 4
Joined
Aug 1, 2012
Messages
7
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
bangalore
Visit site
Activity points
1,339
Can anyone tel me what exactly ERC-RUN checks for?
i have heard it checks for vdd/gnd related connectns, like sub/well conntns...
but actually we run LVS before ERC!
So ERC errors should be independent of LVS, can anyone give me an example for this and tel me wat exactly ERC checks for???

Thanks in advance
 

ERC can check a lot more than what you mentioned above: it may check open inputs, short-circuited outputs, fan-in/fan-out violations, forgotten or out-of-limits device values, even more as the ERC rules allow for. Check these rules!

And of course you can (and should!) run the ERC before extraction and LVS.
 

Adding more in Erikl points...

Poly jumper or poly routing things also be easily caught in ERC if coded which actually is not a good practice in layout. But for lvs it is OK.

Lohitha... there is a limitation with LVS that it only checks for connections with layout, but electrical behavioral LVS can't check.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top