Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

embeded chip from RTL to GDSII, synthesis

Status
Not open for further replies.

linuxluo

Full Member level 6
Joined
Jul 26, 2002
Messages
331
Helped
7
Reputation
14
Reaction score
3
Trophy points
1,298
Activity points
2,514
Hi, All
Now I am design a embeded chip from RTL to GDSII. My tools are VCS,DC,PT,SE,assura.
Can some guys tell me how to synthesis these tools in design flow in detail ? Especially in backend floorplan and route.
p.s. I am able to use tools.
 

philewar

Member level 4
Joined
Mar 17, 2002
Messages
72
Helped
3
Reputation
6
Reaction score
3
Trophy points
1,288
Location
Shanghai
Activity points
489
Re: asic design flow help

linuxluo said:
Hi, All
Now I am design a embeded chip from RTL to GDSII. My tools are VCS,DC,PT,SE,assura.
Can some guys tell me how to synthesis these tools in design flow in detail ? Especially in backend floorplan and route.
p.s. I am able to use tools.
coding in verilog, vcs to simulate, dc to synthesis, pt to sta, vcs to re-simulate, se to p&r, pt to do sta, vcs to post-simulate, assura to drc and lvs

then sign-off!
 

ntxp

Member level 2
Joined
May 29, 2002
Messages
44
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
342
how about mixed signal chip design flow? especially on soc design..

ntxp
 

philewar

Member level 4
Joined
Mar 17, 2002
Messages
72
Helped
3
Reputation
6
Reaction score
3
Trophy points
1,288
Location
Shanghai
Activity points
489
SOC is a big story, and I have to admit I'm not clear about it.
May some experts answer the question.
 

bravobravo

Full Member level 2
Joined
May 16, 2001
Messages
122
Helped
3
Reputation
6
Reaction score
2
Trophy points
1,298
Location
USA
Activity points
973
asic design flow help

1 . use ECS or cohesion for Soc design, we adopt this ...
many of my friend do this ..
2. use cohesion to generate analog spice and digital hdl gate level netlist ..
(if your digital block have spice netlist , it will do also .)

3. then use nanosim to simulate analog block using spice mode , digital using vcs tools..(the tools will communication each other ..)

hope this answer will help you more ....
 

yasonwang

Junior Member level 3
Joined
Nov 30, 2002
Messages
26
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,281
Activity points
120
floorplan

FE or floorplan manager to do floorplan; IE to place block; SE to P&R;
Voltagestorm or Arcadia to analyze power rail; Celtic to analyze crosstalk and electromigation;
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top