Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

DRC Error: PSUB_STAMPERRORMULT

Status
Not open for further replies.

sumangalareddy

Newbie level 4
Joined
Oct 30, 2014
Messages
5
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
27
Can u please tell how to remove DRC ERROR: PSUB_STAMPERRORMULT...
what does this error mean....
 

SunnySkyguy

Advanced Member level 5
Joined
Sep 26, 2007
Messages
6,743
Helped
1,675
Reputation
3,348
Reaction score
1,643
Trophy points
1,413
Location
Richmond Hill, ON, Canada
Activity points
50,727
It means Design Rule Check DRC error on Psub

Another student corrected his own error like this..

Apparently, since I was not using the PMOS and NMOS from the gpdk180 lib, I shouldnt have used another via. I should've construtec the via inside the Nwell from the PMOS, instead of creating another via with a new Nwell or using a via M1_Nwell
 

erikl

Super Moderator
Staff member
Joined
Sep 9, 2008
Messages
8,112
Helped
2,685
Reputation
5,350
Reaction score
2,284
Trophy points
1,393
Location
Germany
Activity points
44,153
Seems you didn't connect all PSUB connections (p+ contacts of NMOS bulk in substrate) to the same potential node (by metal), usually to GND.

(Bulk connections get a STAMP, and if PSUB connections are not connected to the same potential, this means there are MULTiple potentials for these STAMP connections, which is not allowed for PSUB.)

I know this error message text PSUB_STAMPERRORMULT (and similar DRC error messages) aren't too helpful, and generations of layouters have asked for its meaning, but unfortunately the DRC rules' writers always persisted (and still do so) on such cryptic error messages, even in eras when message text lengths aren't a big issue any more.
 

sumangalareddy

Newbie level 4
Joined
Oct 30, 2014
Messages
5
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
27
thank u.... i Will check out...

for opamp layout psub is connected to vss i.e, -1v... for switch(2:1 MUX) psub is connected to gnd.... Is problem occuring due to this...??
 
Last edited by a moderator:

dick_freebird

Advanced Member level 5
Joined
Mar 4, 2008
Messages
6,912
Helped
2,024
Reputation
4,052
Reaction score
1,864
Trophy points
1,393
Location
USA
Activity points
55,356
Probably. Like he said, only one potential for psub. Which should
be a well metallized supply terminal, most negative on the chip
(barring very special design measures and constrained device
subset).
 

erikl

Super Moderator
Staff member
Joined
Sep 9, 2008
Messages
8,112
Helped
2,685
Reputation
5,350
Reaction score
2,284
Trophy points
1,393
Location
Germany
Activity points
44,153
... for opamp layout psub is connected to vss i.e, -1v... for switch(2:1 MUX) psub is connected to gnd.... Is problem occuring due to this...??
Probably. In vanilla CMOS processes you can't have negative bulk voltages (referred to GND). This would need a double/triple well or SOI process.

In bulk CMOS processes, Psub must be the most negative potential.
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top